


WINNER OF THE
Frederick Emmons Terman Award in Electrical & Computer Engineering

FOURTH EDITION

CMOS



Circuit Design, Layout, and Simulation

R. JACOB BAKER

IEEE Series on Microelectronic Systems


IEEE PRESS

WILEY

Contents

Preface

vii

Chapter 1 Introduction to CMOS Design	1
1.1 The CMOS IC Design Process	1
1.1.1 Fabrication	2
Layout and Cross-Sectional Views	5
1.2 CMOS Background	5
The CMOS Acronym	6
CMOS Inverter	6
The First CMOS Circuits	7
Analog Design in CMOS	7
1.3 An Introduction to SPICE	8
Generating a Netlist File	8
Operating Point	8
Transfer Function Analysis	10
The Voltage-Controlled Voltage Source	10
An Ideal Op-Amp	11
The Subcircuit	12
DC Analysis	13
Plotting IV Curves	13
Dual Loop DC Analysis	14
Transient Analysis	14
The SIN Source	15
An RC Circuit Example	16
Another RC Circuit Example	17
AC Analysis	18
Decades and Octaves	19
Decibels	19
Pulse Statement	20
Finite Pulse Rise time	20

Step Response	21
Delay and Rise time in RC Circuits	21
Piece-Wise Linear (PWL) Source	22
Simulating Switches	22
Initial Conditions on a Capacitor	23
Initial Conditions in an Inductor	23
Q of an LC Tank	24
Frequency Response of an Ideal Integrator	24
Unity-Gain Frequency	26
Time-Domain Behavior of the Integrator	26
Convergence	26
Some Common Mistakes and Helpful Techniques	27
Chapter 2 The Well	31
The Substrate (The Unprocessed Wafer)	31
A Parasitic Diode	31
Using the N-well as a Resistor	32
2.1 Patterning	32
2.1.1 Patterning the N-well	35
2.2 Laying Out the N-well	35
2.2.1 Design Rules for the N-well	36
2.3 Resistance Calculation	36
Layout of Corners	38
2.3.1 The N-well Resistor	38
2.4 The N-well/Substrate Diode	39
2.4.1 A Brief Introduction to PN Junction Physics	39
Carrier Concentrations	40
Fermi Energy Level	41
2.4.2 Depletion Layer Capacitance	42
2.4.3 Storage or Diffusion Capacitance	45
2.4.4 SPICE Modeling	46
2.5 The RC Delay through the N-well	48
RC Circuit Review	48
Distributed RC Delay	50
Distributed RC Rise Time	51
2.6 Twin Well Processes	51
Design Rules for the Well	52
SEM Views of Wells	54
Chapter 3 The Metal Layers	59
3.1 The Bonding Pad	59

3.1.1 Laying Out the Pad I	60
Capacitance of Metal-to-Substrate	60
Passivation	62
An Important Note	62
3.2 Design and Layout Using the Metal Layers	63
3.2.1 Metal1 and Via1	63
An Example Layout	63
3.2.2 Parasitics Associated with the Metal Layers	63
Intrinsic Propagation Delay	65
3.2.3 Current-Carrying Limitations	67
3.2.4 Design Rules for the Metal Layers	68
Layout of Two Shapes or a Single Shape	68
A Layout Trick for the Metal Layers	68
3.2.5 Contact Resistance	69
3.3 Crosstalk and Ground Bounce	70
3.3.1 Crosstalk	71
3.3.2 Ground Bounce	72
DC Problems	72
AC Problems	72
A Final Comment	74
3.4 Layout Examples	74
3.4.1 Laying Out the Pad II	74
3.4.2 Laying Out Metal Test Structures	76
SEM View of Metal	79
Chapter 4 The Active and Poly Layers	83
4.1 Layout Using the Active and Poly Layers	83
The Active Layer	83
The P- and N-Select Layers	84
The Poly Layer	86
Self-Aligned Gate	86
The FinFET	88
The Poly Wire	89
Silicide Block	90
4.1.1 Process Flow	90
Damascene Process Steps	91
4.2 Connecting Wires to Poly and Active	93
Connecting the P-Substrate to Ground	94
Layout of an N-Well Resistor	94
Layout of an NMOS Device	95

Layout of a PMOS Device	96
A Comment Concerning MOSFET Symbols	97
Standard Cell Frame	97
Design Rules	98
4.3 Electrostatic Discharge (ESD) Protection	99
Layout of the Diodes	101
Chapter 5 Resistors, Capacitors, MOSFETs	107
5.1 Resistors	107
Temperature Coefficient (Temp Co)	107
Polarity of the Temp Co	108
Voltage Coefficient	109
Using Unit Elements	110
Guard Rings	111
Interdigitated Layout	112
Common-Centroid Layout	112
Dummy Elements	114
5.2 Capacitors	115
Layout of the Poly-Poly Capacitor	115
Parasitics	117
Temperature Coefficient (Temp Co)	117
Voltage Coefficient	117
5.3 MOSFETs	118
Lateral Diffusion	118
Oxide Encroachment	119
Source/Drain Depletion Capacitance	119
Source/Drain Parasitic Resistance	119
Layout of Long-Length MOSFETs	121
Layout of Large-Width MOSFETs	122
A Qualitative Description of MOSFET Capacitances	123
5.4 Layout Examples	125
Metal Capacitors	126
Polysilicon Resistors	128
Chapter 6 MOSFET Operation	135
6.1 MOSFET Capacitance Overview/Review	136
Case I: Accumulation	136
Case II: Depletion	137
Case III: Strong Inversion	137
Summary	139
6.2 The Threshold Voltage	139

Contact Potentials	141
Threshold Voltage Adjust	143
6.3 IV Characteristics of MOSFETs	144
6.3.1 MOSFET Operation in the Triode Region	144
6.3.2 The Saturation Region	146
Cgs Calculation in the Saturation Region	148
6.4 SPICE Modeling of the MOSFET	149
Model Parameters Related to V_{THN}	149
Long-Channel MOSFET Models	149
Model Parameters Related to the Drain Current	150
SPICE Modeling of the Source and Drain Implants	150
Summary	151
6.4.1 Some SPICE Simulation Examples	151
Threshold Voltage and Body Effect	151
6.4.2 The Subthreshold Current	152
6.5 Short-Channel MOSFETs	154
Hot Carriers	154
Lightly Doped Drain (LDD)	155
6.5.1 MOSFET Scaling	155
6.5.2 Short-Channel Effects	156
Negative Bias Temperature Instability (NBTI)	156
Oxide Breakdown	157
Drain-Induced Barrier Lowering	157
Gate-Induced Drain Leakage	157
Gate Tunnel Current	157
6.5.3 SPICE Models for Our Short-Channel CMOS Process	157
BSIM4 Model Listing (NMOS)	157
BSIM4 Model Listing (PMOS)	159
Simulation Results	160
Chapter 7 CMOS Fabrication by Jeff Jessing	165
7.1 CMOS Unit Processes	165
7.1.1 Wafer Manufacture	165
Metallurgical Grade Silicon (MGS)	166
Electronic Grade Silicon (EGS)	166
Czochralski (CZ) Growth and Wafer Formation	166
7.1.2 Thermal Oxidation	167
7.1.3 Doping Processes	168
Ion Implantation	169

Solid State Diffusion	170
7.1.4 Photolithography	170
Resolution	172
Depth of Focus	173
Aligning Masks	173
7.1.5 Thin Film Removal	173
Thin Film Etching	174
Wet Etching	174
Dry Etching	175
Chemical Mechanical Polishing	176
7.1.6 Thin Film Deposition	177
Physical Vapor Deposition (PVD)	178
Chemical Vapor Deposition (CVD)	179
7.2 CMOS Process Integration	180
FEOL	181
BEOL	181
CMOS Process Description	181
7.2.1 Frontend-of-the-Line Integration	182
Starting Material	182
Shallow Trench Isolation Module	184
Twin Tub Module	188
Gate Module	192
Source/Drain Module	194
7.2.2 Backend-of-the-Line Integration	196
Self-Aligned Silicide (Salicide) Module	197
Pre-Metal Dielectric	199
Contact Module	200
Metallization 1	202
Intra-Metal Dielectric 1 Deposition	204
Via 1 Module	205
Metallization 2	205
Additional Metal/Dielectric Layers	206
Final Passivation	209
7.3 Backend Processes	210
Wafer Probe	210
Die Separation	212
Packaging	212
Final Test and Burn-In	212
7.4 Advanced CMOS Process Integration	212

7.4.1 FinFETs	213
7.4.2 Dual Damascene Low-k/Cu Interconnects	216
7.5 Summary	219
Chapter 8 Electrical Noise: An Overview	221
8.1 Signals	221
8.1.1 Power and Energy	221
Comments	223
8.1.2 Power Spectral Density	223
Spectrum Analyzers	223
8.2 Circuit Noise	226
8.2.1 Calculating and Modeling Circuit Noise	227
Input-Referred Noise I	227
Noise Equivalent Bandwidth	228
Input-Referred Noise in Cascaded Amplifiers	230
Calculating $V_{\text{noise,RMS}}$ from a Spectrum: A Summary	231
8.2.2 Thermal Noise	231
8.2.3 Signal-to-Noise Ratio	237
Input-Referred Noise II	238
Noise Figure	240
An Important Limitation of the Noise Figure	240
Optimum Source Resistance	243
Simulating Noiseless Resistors	243
Noise Temperature	245
Averaging White Noise	246
8.2.4 Shot Noise	247
8.2.5 Flicker Noise	251
8.2.6 Other Noise Sources	258
Random Telegraph Signal Noise	258
Excess Noise (Flicker Noise)	259
Avalanche Noise	259
8.3 Discussion	260
8.3.1 Correlation	260
Correlation of Input-Referred Noise Sources	261
Complex Input Impedance	262
8.3.2 Noise and Feedback	264
Op-Amp Noise Modeling	265
8.3.3 Some Final Notes Concerning Notation	267
Chapter 9 Models for Analog Design	277
9.1 Long-Channel MOSFETs	277

9.1.1 The Square-Law Equations	279
PMOS Square-Law Equations	280
Qualitative Discussion	280
Threshold Voltage and Body Effect	283
Qualitative Discussion	284
The Triode Region	285
The Cutoff and Subthreshold Regions	286
9.1.2 Small Signal Models	286
Transconductance	287
AC Analysis	292
Transient Analysis	293
Body Effect Transconductance, g_{mb}	294
Output Resistance	295
MOSFET Transition Frequency, f_T	297
General Device Sizes for Analog Design	298
Subthreshold g_m and V_{THN}	299
9.1.3 Temperature Effects	300
Threshold Variation and Temperature	300
Mobility Variation with Temperature	301
Drain Current Change with Temperature	302
9.2 Short-Channel MOSFETs	302
9.2.1 General Design (A Starting Point)	303
Output Resistance	304
Forward Transconductance	304
Transition Frequency	305
9.2.2 Specific Design (A Discussion)	306
9.3 MOSFET Noise Modeling	308
Drain Current Noise Model	308
Chapter 10 Models for Digital Design	327
Miller Capacitance	327
10.1 The Digital MOSFET Model	328
Effective Switching Resistance	328
Short-Channel MOSFET Effective Switching Resistance	330
10.1.1 Capacitive Effects	331
10.1.2 Process Characteristic Time Constant	331
10.1.3 Delay and Transition Times	333
10.1.4 General Digital Design	326
10.2 The MOSFET Pass Gate	326

The PMOS Pass Gate	337
10.2.1 Delay through a Pass Gate	338
The Transmission Gate (The TG)	340
10.2.2 Delay through Series-Connected PGs	340
10.3 A Final Comment Concerning Measurements	341
Chapter 11 The Inverter	347
11.1 DC Characteristics	347
Noise Margins	349
Inverter Switching Point	350
Ideal Inverter VTC and Noise Margins	350
11.2 Switching Characteristics	352
The Ring Oscillator	354
Dynamic Power Dissipation	355
11.3 Layout of the Inverter	356
Latch-Up	356
11.4 Sizing for Large Capacitive Loads	358
Buffer Topology	359
Distributed Drivers	362
Driving Long Lines	363
11.5 Other Inverter Configurations	364
NMOS-Only Output Drivers	365
Inverters with Tri-State Outputs	366
Additional Examples	366
Chapter 12 Static Logic Gates	369
12.1 DC Characteristics of the NAND and NOR Gates	369
12.1.1 DC Characteristics of the NAND Gate	369
12.1.2 DC Characteristics of the NOR Gate	372
A Practical Note Concerning V_{SP} and Pass Gates	373
12.2 Layout of the NAND and NOR Gates	373
12.3 Switching Characteristics	374
Parallel Connection of MOSFETs	374
Series Connection of MOSFETs	374
12.3.1 NAND Gate	375
Quick Estimate of Delays	377
12.3.2 Number of Inputs	378
12.4 Complex CMOS Logic Gates	379
Cascode Voltage Switch Logic	383
Differential Split-Level Logic	383
Tri-State Outputs	383

Additional Examples	384
Chapter 13 Clocked Circuits	389
13.1 The CMOS TG	389
Series Connection of TGs	390
13.2 Applications of the Transmission Gate	391
Path Selector	391
Static Circuits	394
13.3 Latches and Flip-Flops	395
Basic Latches	395
An Arbiter	396
Flip-Flops and Flow-through Latches	397
An Edge-Triggered D-FF	399
Flip-Flop Timing	400
13.4 Examples	402
Chapter 14 Dynamic Logic Gates	411
14.1 Fundamentals of Dynamic Logic	411
14.1.1 Charge Leakage	411
14.1.2 Simulating Dynamic Circuits	414
14.1.3 Nonoverlapping Clock Generation	415
14.1.4 CMOS TG in Dynamic Circuits	416
14.2 Clocked CMOS Logic	417
Clocked CMOS Latch	417
An Important Note	417
PE Logic	418
Domino Logic	419
NP Logic (Zipper Logic)	420
Pipelining	421
Chapter 15 CMOS Layout Examples	425
15.1 Chip Layout	426
Regularity	426
Standard Cell Examples	426
Power and Ground Considerations	428
An Adder Example	431
A 4-to-1 MUX/DEMUX	433
15.2 Layout Steps <i>by Dean Moriarty</i>	434
Planning and Stick Diagrams	434
Device Placement	437
Polish	437
Standard Cells Versus Full-Custom Layout	437

Chapter 16 Memory Circuits	445
16.1 Array Architectures	446
16.1.1 Sensing Basics	446
NMOS Sense Amplifier (NSA)	447
The Open Array Architecture	447
PMOS Sense Amplifier (PSA)	450
Refresh Operation	452
16.1.2 The Folded Array	452
Layout of the DRAM Memory Bit (Mbit)	453
16.1.3 Chip Organization	458
16.2 Peripheral Circuits	458
16.2.1 Sense Amplifier Design	458
Kickback Noise and Clock Feedthrough	459
Memory	461
Current Draw	461
Contention Current (Switching Current)	461
Removing Sense Amplifier Memory	462
Creating an Imbalance and Reducing Kickback Noise	462
Increasing the Input Range	465
Simulation Examples	466
16.2.2 Row/Column Decoders	467
Global and Local Decoders	468
Reducing Decoder Layout Area	470
16.2.3 Row Drivers	470
16.3 Memory Cells	471
16.3.1 The SRAM Cell	473
16.3.2 Read-Only Memory (ROM)	473
16.3.3 Floating Gate Memory	473
The Threshold Voltage	474
Erasable Programmable Read-Only Memory	477
Two Important Notes	478
Flash Memory	479
Chapter 17 Sensing Using $\Delta\Sigma$ Modulation	493
17.1 Qualitative Discussion	494
17.1.1 Examples of DSM	494
The Counter	495
Cup Size	496
Another Example	496
17.1.2 Using DSM for Sensing in Flash Memory	496

The Basic Idea	497
The Feedback Signal	501
Incomplete Settling	505
17.2 Sensing Resistive Memory	506
The Bit Line Voltage	507
Adding an Offset to the Comparator	507
Schematic and Design Values	508
A Couple of Comments	511
17.3 Sensing in CMOS Imagers	513
Resetting the Pixel	513
The Intensity Level	514
Sampling the Reference and Intensity Signals	514
Noise Issues	514
Subtracting V_R from V_S	516
Sensing Circuit Mismatches	526
Chapter 18 Special Purpose CMOS Circuits	533
18.1 The Schmitt Trigger	533
18.1.1 Design of the Schmitt Trigger	534
Switching Characteristics	536
18.1.2 Applications of the Schmitt Trigger	536
18.2 Multivibrator Circuits	538
18.2.1 The Monostable Multivibrator	539
18.2.2 The Astable Multivibrator	540
18.3 Input Buffers	541
18.3.1 Basic Circuits	541
Skew in Logic Gates	542
18.3.2 Differential Circuits	543
Transient Response	544
18.3.3 DC Reference	547
18.3.4 Reducing Buffer Input Resistance	550
18.4 Charge Pumps (Voltage Generators)	551
Negative Voltages	552
Using MOSFETs for the Capacitors	553
18.4.1 Increasing the Output Voltage	553
18.4.2 Generating Higher Voltages: The Dickson Charge Pump	553
Clock Driver with a Pumped Output Voltage	554
NMOS Clock Driver	555
18.4.3 Example	556

Chapter 19 Digital Phase-Locked Loops	561
19.1 The Phase Detector	563
19.1.1 The XOR Phase Detector	563
19.1.2 The Phase Frequency Detector	567
19.2 The Voltage-Controlled Oscillator	570
19.2.1 The Current-Starved VCO	570
Linearizing the VCO's Gain	573
19.2.2 Source-Coupled VCOs	574
19.3 The Loop Filter	576
19.3.1 XOR DPLL	577
Active-PI Loop Filter	581
19.3.2 PFD DPLL	583
Tri-State Output	583
Implementing the PFD in CMOS	584
PFD with a Charge Pump Output	587
Practical Implementation of the Charge Pump	588
Discussion	589
19.4 System Concerns	590
19.4.1 Clock Recovery from NRZ Data	593
The Hogge Phase Detector	596
Jitter	598
19.5 Delay-Locked Loops	600
Delay Elements	602
Practical VCO and VCDL Design	602
19.6 Some Examples	603
19.6.1 A 2 GHz DLL	603
19.6.2 A 1 Gbit/s Clock-Recovery Circuit	609
Chapter 20 Current Mirrors	621
20.1 The Basic Current Mirror	621
20.1.1 Long-Channel Design	622
20.1.2 Matching Currents in the Mirror	624
Threshold Voltage Mismatch	624
Transconductance Parameter Mismatch	624
Drain-to-Source Voltage and Lambda	625
Layout Techniques to Improve Matching	625
Layout of the Mirror with Different Widths	627
20.1.3 Biasing the Current Mirror	628
Using a MOSFET-Only Reference Circuit	629
Supply Independent Biasing	631

20.1.4 Short-Channel Design	634
An Important Note	637
20.1.5 Temperature Behavior	638
Resistor-MOSFET Reference Circuit	638
MOSFET-Only Reference Circuit	639
Temperature Behavior of the Beta-Multiplier	641
Voltage Reference Using the Beta-Multiplier	641
20.1.6 Biasing in the Subthreshold Region	642
20.2 Cascoding the Current Mirror	643
20.2.1 The Simple Cascode	643
DC Operation	643
Cascode Output Resistance	644
20.2.2 Low-Voltage (Wide-Swing) Cascode	645
An Important Practical Note	647
Layout Concerns	648
20.2.3 Wide-Swing, Short-Channel Design	648
20.2.4 Regulated Drain Current Mirror	651
20.3 Biasing Circuits	653
20.3.1 Long-Channel Biasing Circuits	653
Basic Cascode Biasing	653
The Folded-Cascode Structure	653
20.3.2 Short-Channel Biasing Circuits	656
Floating Current Sources	656
20.3.3 A Final Comment	657
Chapter 21 Amplifiers	671
21.1 Gate-Drain Connected Loads	671
21.1.1 Common-Source (CS) Amplifiers	671
Miller's Theorem	674
Frequency Response	675
The Right-Hand Plane Zero	675
A Common-Source Current Amplifier	679
Common-Source Amplifier with Source Degeneration	681
Noise Performance of the CS Amplifier with Gate-Drain Load	683
21.1.2 The Source Follower (Common-Drain Amplifier)	683
21.1.3 Common Gate Amplifier	684
21.2 Current Source Loads	685
21.2.1 Common-Source Amplifier	685
Class A Operation	685

Small-Signal Gain	686
Open Circuit Gain	686
High-Impedance and Low-Impedance Nodes	687
Frequency Response	687
Pole Splitting	689
Pole Splitting Summary	692
Canceling the RHP Zero	697
Noise Performance of the CS Amplifier with Current Source Load	698
21.2.2 The Cascode Amplifier	698
Frequency Response	699
Class A Operation	700
Noise Performance of the Cascode Amplifier	700
Operation as a Transimpedance Amplifier	701
21.2.3 The Common-Gate Amplifier	702
21.2.4 The Source Follower (Common-Drain Amplifier)	702
Body Effect and Gain	703
Level Shifting	704
Input Capacitance	705
Noise Performance of the SF Amplifier	706
Frequency Behavior	706
SF as an Output Buffer	708
A Class AB Output Buffer Using SFs	709
21.3 The Push-Pull Amplifier	710
21.3.1 DC Operation and Biasing	711
Power Conversion Efficiency	711
21.3.2 Small-Signal Analysis	714
21.3.3 Distortion	716
Modeling Distortion with SPICE	717
Chapter 22 Differential Amplifiers	735
22.1 The Source-Coupled Pair	735
22.1.1 DC Operation	735
Maximum and Minimum Differential Input Voltage	736
Maximum and Minimum Common-Mode Input Voltage	737
Current Mirror Load	739
Biasing from the Current Mirror Load	740
Minimum Power Supply Voltage	741
22.1.2 AC Operation	741

AC Gain with a Current Mirror Load	742
22.1.3 Common-Mode Rejection Ratio	745
Input-Referred Offset from Finite CMRR	746
22.1.4 Matching Considerations	746
Input-Referred Offset with a Current Mirror Load	749
22.1.5 Noise Performance	749
22.1.6 Slew-Rate Limitations	750
22.2 The Source Cross-Coupled Pair	750
Operation of the Diff-Amp	751
Input Signal Range	752
22.2.1 Current Source Load	754
Input Signal Range	755
22.3 Cascode Loads (The Telescopic Diff-Amp)	756
22.4 Wide-Swing Differential Amplifiers	758
22.4.1 Current Differential Amplifier	760
22.4.2 Constant Transconductance Diff-Amp	760
Discussion	761
Chapter 23 Voltage References	773
23.1 MOSFET-Resistor Voltage References	774
23.1.1 The Resistor-MOSFET Divider	774
23.1.2 The MOSFET-Only Voltage Divider	777
23.1.3 Self-Biased Voltage References	778
Forcing the Same Current through Each Side of the Reference	778
An Alternate Topology	783
23.2 Parasitic Diode-Based References	784
Diode Behavior	785
The Bandgap Energy of Silicon	786
Lower Voltage Reference Design	787
23.2.1 Long-Channel BGR Design	787
Diode-Referenced Self-Biasing (CTAT)	787
Thermal Voltage-Referenced Self-Biasing (PTAT)	789
Bandgap Reference Design	792
Alternative BGR Topologies	793
23.2.2 Short-Channel BGR Design	795
The Added Amplifier	796
Lower Voltage Operation	797
Chapter 24 Operational Amplifiers I	803
24.1 The Two-Stage Op-Amp	804

Low-Frequency, Open Loop Gain, A_{OLDC}	804
Input Common-Mode Range	804
Power Dissipation	805
Output Swing and Current Source/Sinking Capability	805
Offsets	805
Compensating the Op-Amp	806
Gain and Phase Margins	810
Removing the Zero	811
Compensation for High-Speed Operation	812
Slew-Rate Limitations	816
Common-Mode Rejection Ratio (CMRR)	818
Power Supply Rejection Ratio (PSRR)	819
Increasing the Input Common-Mode Voltage Range	820
Estimating Bandwidth in Op-Amps Circuits	821
24.2 An Op-Amp with Output Buffer	822
Compensating the Op-Amp	822
24.3 The Operational Transconductance Amplifier (OTA)	824
Unity-Gain Frequency, f_{un}	825
Increasing the OTA Output Resistance	826
An Important Note	827
OTA with an Output Buffer (An Op-Amp)	828
The Folded-Cascode OTA and Op-Amp	830
24.4 Gain-Enhancement	835
Bandwidth of the Added GE Amplifiers	837
Compensating the Added GE Amplifiers	838
24.5 Some Examples and Discussions	839
A Voltage Regulator	839
Bad Output Stage Design	844
Three-Stage Op-Amp Design	846
Chapter 25 Dynamic Analog Circuits	857
25.1 The MOSFET Switch	857
Charge Injection	858
Capacitive Feedthrough	859
Reduction of Charge Injection and Clock Feedthrough	860
kT/C Noise	861
25.1.1 Sample-and-Hold Circuits	861
25.2 Fully-Differential Circuits	864
Gain	864
Common-Mode Feedback	864

Coupled Noise Rejection	865
Other Benefits of Fully-Differential Op-Amps	865
25.2.1 A Fully-Differential Sample-and-Hold	866
Connecting the Inputs to the Bottom (Poly1) Plate	867
Bottom Plate Sampling	868
SPICE Simulation	868
25.3 Switched-Capacitor Circuits	869
25.3.1 Switched-Capacitor Integrator	871
Parasitic Insensitive	872
Other Integrator Configurations	872
Exact Frequency Response of a Switched-Capacitor Integrator	876
Capacitor Layout	877
Op-Amp Settling Time	878
25.4 Circuits	879
Reducing Offset Voltage of an Op-Amp	879
Dynamic Comparator	880
Dynamic Current Mirrors	882
Dynamic Amplifiers	884
Chapter 26 Operational Amplifiers II	889
26.1 Biasing for Power and Speed	889
26.1.1 Device Characteristics	890
26.1.2 Biasing Circuit	891
Layout of Differential Op-Amps	891
Self-Biased Reference	891
26.2 Basic Concepts	892
Modeling Offset	892
A Diff-Amp	893
A Single Bias Input Diff-Amp	894
The Diff-Amp's Tail Current Source	895
Using a CMFB Amplifier	895
Compensating the CMFB Loop	896
Extending the CMFB Amplifier Input Range	898
Dynamic CMFB	899
26.3 Basic Op-Amp Design	900
The Differential Amplifier	902
Adding a Second Stage (Making an Op-Amp)	903
Step Response	904
Adding CMFB	905

CMFB Amplifier	907
The Two-Stage Op-Amp with CMFB	908
Origin of the Problem	909
Simulation Results	910
Using MOSFETs Operating in the Triode Region	911
Start-up Problems	912
Lowering Input Capacitance	912
Making the Op-Amp More Practical	913
Increasing the Op-Amp's Open-Loop Gain	914
Offsets	916
Op-Amp Offset Effects on Outputs	916
Single-Ended to Differential Conversion	918
CMFB Settling Time	919
CMFB in the Output Buffer (Fig. 26.43) or the Diff-Amp (Fig. 26.40)?	919
26.4 Op-Amp Design Using Switched-Capacitor CMFB	920
Clock Signals	920
Switched-Capacitor CMFB	921
The Op-Amp's First Stage	921
The Output Buffer	924
An Application of the Op-Amp	925
Simulation Results	925
A Final Note Concerning Biasing	927
Chapter 27 Nonlinear Analog Circuits	933
27.1 Basic CMOS Comparator Design	933
Preamplification	934
Decision Circuit	935
Output Buffer	937
27.1.1 Characterizing the Comparator	939
Comparator DC Performance	939
Transient Response	940
Propagation Delay	941
Minimum Input Slew Rate	942
27.1.2 Clocked Comparators	942
27.1.3 Input Buffers Revisited	943
27.2 Adaptive Biasing	943
27.3 Analog Multipliers	946
27.3.1 The Multiplying Quad	947
Simulating the Operation of the Multiplier	949

27.3.2 Multiplier Design Using Squaring Circuits	951
Chapter 28 Data Converter Fundamentals by Harry Li	955
28.1 Analog Versus Discrete Time Signals	955
28.2 Converting Analog Signals to Digital Signals	956
28.3 Sample-and-Hold (S/H) Characteristics	959
Sample Mode	959
Hold Mode	960
Aperture Error	960
28.4 Digital-to-Analog Converter (DAC) Specifications	961
Differential Nonlinearity	964
Integral Nonlinearity	966
Offset	968
Gain Error	969
Latency	969
Signal-to-Noise Ratio (SNR)	969
Dynamic Range	969
28.5 Analog-to-Digital Converter (ADC) Specifications	970
Quantization Error	971
Differential Nonlinearity	972
Missing Codes	974
Integral Nonlinearity	974
Offset and Gain Error	975
Aliasing	976
Signal-to-Noise Ratio	978
Aperture Error	979
28.6 Mixed-Signal Layout Issues	979
Floorplanning	980
Power Supply and Ground Issues	980
Fully Differential Design	982
Guard Rings	982
Shielding	983
Other Interconnect Considerations	984
Chapter 29 Data Converter Architectures by Harry Li	987
29.1 DAC Architectures	987
29.1.1 Digital Input Code	987
29.1.2 Resistor String	987
Mismatch Errors Related to the Resistor-String DAC	990
Integral Nonlinearity of the Resistor-String DAC	991

Differential Nonlinearity of the Worst-Case Resistor-String DAC	992
29.1.3 R-2R Ladder Networks	992
29.1.4 Current Steering	995
Mismatch Errors Related to Current-Steering DACs	997
29.1.5 Charge-Scaling DACs	999
Layout Considerations for a Binary-Weighted Capacitor Array	1001
The Split Array	1002
29.1.6 Cyclic DAC	1003
29.1.7 Pipeline DAC	1005
29.2 ADC Architectures	1006
29.2.1 Flash	1006
Accuracy Issues for the Flash ADC	1007
29.2.2 The Two-Step Flash ADC	1010
Accuracy Issues Related to the Two-Step Flash Converter	1012
Accuracy Issues Related to Operational Amplifiers	1013
29.2.3 The Pipeline ADC	1014
Accuracy Issues Related to the Pipeline Converter	1016
29.2.4 Integrating ADCs	1018
Single-Slope Architecture	1018
Accuracy Issues Related to the Single-Slope ADC	1020
Dual-Slope Architecture	1020
Accuracy Issues Related to the Dual-Slope ADC	1022
29.2.5 The Successive Approximation ADC	1022
The Charge-Redistribution Successive Approximation ADC	1025
Accuracy Issues Related to the Charge-Redistribution, Successive-Approximation ADC	1026
29.2.6 The Oversampling ADC	1027
Differences in Nyquist Rate and Oversampled ADCs	1027
The First-Order $\Sigma\Delta$ Modulator	1029
The Higher Order $\Sigma\Delta$ Modulators	1033
Chapter 30 Implementing Data Converters	1043
30.1 R-2R Topologies for DACs	1043
30.1.1 The Current-Mode R-2R DAC	1044
30.1.2 The Voltage-Mode R-2R DAC	1045
30.1.3 A Wide-Swing Current-Mode R-2R DAC	1047
DNL Analysis	1048

INL Analysis	1049
Switches	1049
Experimental Results	1050
Improving DNL (Segmentation)	1051
Trimming DAC Offset	1052
Trimming DAC Gain	1055
Improving INL by Calibration	1055
30.1.4 Topologies Without an Op-Amp	1057
The Voltage-Mode DAC	1057
Two Important Notes Concerning Glitches	1060
The Current-Mode (Current Steering) DAC	1061
30.2 Op-Amps in Data Converters	1063
Gain Bandwidth Product of the Noninverting Op-Amp Topology	1064
Gain Bandwidth Product of the Inverting Op-Amp Topology	1064
30.2.1 Op-Amp Gain	1066
30.2.2 Op-Amp Unity Gain Frequency	1067
30.2.3 Op-Amp Offset	1067
Adding an Auxiliary Input Port	1067
30.3 Implementing ADCs	1070
30.3.1 Implementing the S/H	1071
A Single-Ended to Differential Output S/H	1073
30.3.2 The Cyclic ADC	1077
Comparator Placement	1078
Implementing Subtraction in the S/H	1080
Understanding Output Swing	1082
30.3.3 The Pipeline ADC	1084
Using 1.5 Bits/Stage	1085
Capacitor Error Averaging	1092
Comparator Placement	1098
Clock Generation	1099
Offsets and Alternative Design Topologies	1100
Dynamic CMFB	1105
Layout of Pipelined ADCs	1107
Chapter 31 Feedback Amplifiers with Harry Li	1115
31.1 The Feedback Equation	1115
31.2 Properties of Negative Feedback on Amplifier Design	1117
31.2.1 Gain Desensitivity	1117

31.2.2 Bandwidth Extension	1117
31.2.3 Reduction in Nonlinear Distortion	1118
31.2.4 Input and Output Impedance Control	1120
31.3 Recognizing Feedback Topologies	1120
31.3.1 Input Mixing	1121
31.3.2 Output Sampling	1121
31.3.3 The Feedback Network	1122
An Important Assumption	1123
Counting Inversions Around the Loop	1124
Examples of Recognizing Feedback Topologies	1124
31.3.4 Calculating Open-Loop Parameters	1125
31.3.5 Calculating Closed-Loop Parameters	1127
31.4 The Voltage Amp (Series-Shunt Feedback)	1128
31.5 The Transimpedance Amp (Shunt-Shunt Feedback)	1134
31.5.1 Simple Feedback Using a Gate-Drain Resistor	1140
31.6 The Transconductance Amp (Series-Series Feedback)	1142
31.7 The Current Amplifier (Shunt-Series Feedback)	1146
31.8 Stability	1148
31.8.1 The Return Ratio	1151
31.9 Design Examples	1154
31.9.1 Voltage Amplifiers	1154
Amplifiers with Gain	1156
31.9.2 A Transimpedance Amplifier	1158
Chapter 32 Hysteretic Power Converters	1175
32.1 A Review of Power and Energy Basics	1176
An Analogy	1177
32.1.1 Energy Storage in Inductors and Capacitors	1177
Energy Storage in an Inductor	1178
Energy Storage in a Capacitor	1178
32.1.2 Energy Use in Transmitting Data	1180
32.1.3 Selection and use of Switches	1181
Using an NMOS Pull-Up	1183
Effective Digital Resistance, A Comment	1184
Driver Optimization	1184
Higher Voltage Switches	1184
32.2 Switching Power Supplies: Some Examples	1189
32.2.1 The Buck SPS	1189
Selecting the Inductor	1191
Selecting the Capacitor	1191

Power Supply Efficiency	1195
32.2.2 The Boost SPS	1196
Selecting the Inductor	1197
Selecting the Capacitor	1197
32.2.3 The Flyback SPS	1200
Quick Review of Transformers	1200
Operation of the Flyback SPS	1201
32.2.4 Pulse Width Modulation: A Control Loop Example	1204
Buck SPS Control Loop	1206
Boost SPS Control Loop	1207
Flyback SPS Control Loop	1208
Effective Series Resistance	1209
Some Comments	1210
32.3 Hysteretic Control	1210
32.3.1 Topologies	1211
32.3.2 Examples	1212
Buck HPS Control Loop	1212
Boost HPS Control Loop	1213
Flyback HPS Control Loop	1214
Some Final Comments	1216
Index	1219
About the Author	1235